Abstract
I. INTRODUCTION
SiC semiconductor based devices are suitable for high current and high voltage applications [5, 6] . A promising application of SiC-based devices is current limitation for power system protection [2, 3] , which benefits from its high thermal conductivity and wide band gap. Most of silicon components realized in SiC, Schottky diode, MOSFET, MESFET, show good electrical and thermal characteristics [6] . Few SiC-current limiter were presented [1, 7] . This work is targeting the design, manufacturing and characterization of a new VJFET [9] ( fig.1 ), which implement both gate and source in buried layers. In the steady state, the voltage drop across the component must be as low as possible. In the active state, (limiting phase), the current limiter must sustain a high current, under high voltage bias. The resulting high power density must not cause component failure. We will describe the structure, the behavior of the component and the adjustable parameters. Then, dynamic simulations are discussed. Finally experimental electrical characteristics of both unidirectional and bi-directional are presented.
II. SIC VJFET CONTROLLED CURRENT LIMITER

A. Structure description
The novelty of this device consists in the design of the gate, which is formed by a buried layer. Fig. 1 shows the cross section of the α-SiC VJFET. This device has a channel divided in two parts: a vertical one and a lateral one. The source is grounded and current flows from drain to source. Pburied layers are designed so that the VJFET is a normally-on and presents a low specific resistance. When the drain voltage rises, the current saturates at a voltage corresponding to the pinch-off of both vertical and horizontal channels. In the saturation mode, the device presents an important on resistance (R ON ), resulting from the serial resistance of both parts of the channel and the drift resistance of the epitaxial layer. Due to self heating, current decreases as the voltage increases (since electron mobility decreases and induces a current reduction). This effect is amplified while increasing limiting current density. When a negative bias is applied between gate and source, the PN junction formed by the Pwell and the epitaxial layer is reverse biased leading to current modulation. A trade off between specific resistance and blocking capabilities was investigated by simulations.
B. Static simulations
A global optimal parameter (eq.1) taking into account both doping concentration and geometrical dimensions (detailed in eq. 2) allow to get a range of parameters to be investigate by fine simulations.
As an example, considering a channel doping concentration of 3.10 16 Atoms/ cm -3 , the optimal channel thickness is assumed to be around 0.4µm (Fig. 3) . To estimate peripheral effect on the electrical characteristics, finite element simulations are useful. In that case, different models are used, taking into account physical properties of silicon carbide. As the dissipated power can reach high values, the mobility temperature dependence is taken into account Tab.1 . Most of parameters were given by Ruff [8] or are extracted from experimental results [9] .
Main parameters to be adjusted are presented in Fig. 2 . As an example, channel parameter N d2 has been investigated. Current density dependence and self heating effect are presented on Fig. 4 (both increasing while rising doping concentration). The simulated specific resistance R d in the linear mode is in the range of 150 mΩ⋅cm² @ V DS = 1V.
Finite simulations allows to stand a current dependence versus channel implanted doses. This let us choose a set of fabrication parameters considering for example the desired current saturation value (Fig. 5) . 
C. Dynamic simulations
Mixed-mode simulations using a spice circuit and finite element for the VJFET were done to evaluate switching performances of the circuit described on Fig. 6 . Parasitic wiring inductance has been taken into account. Using a shunt for current sensing and an appropriate electronic command block allows to modulate the VJFET gate voltage to thereby reduce the current in the circuit. The simulated electrical circuit is presented in Fig. 7 . Switching simulations were performed with a two step gate bias.
The first gate bias step underlines the current reduction ability (V GS = -10 V @ t = 10µs). Then, applying a gate bias V GS = -40 V @ t = 15 µs allows to shut down the current in the circuit as presented in Fig. 7 . The switch off gate current is function of the gate resistance value and voltage rise time. Adjusting resistance value allow to control the gate switch off power losses, without effect on drain current value and switch off time, as shown in Fig. 8 . Consequently, gate power losses and peak current are reduced of around 10% as resumed in table I.   TABLE II. COMMUTATION LOSSES AS FUNCTION OF RG Fig.7 . Current reduction and switch off waveform. 
III. DEVICE FABRICATION AND CHARACTERIZATION
Various device layouts have been implemented (such as an interdigitated device presented in Fig. 9 ), to validate both the process technology, parameters adjustments and the device performances.
Key points of the device fabrication are high energy implantation, annealing activation and ohmic contact formation. State of arts values [6] of ohmic contact were measured on the first batch of VJFET fabricated (≈10µΩ.cm²). The specific resistance varie from 176 mΩ⋅cm² up to 237 mΩ⋅cm² for the matrix structures. The maximum pulsed power density dissipated in the limiting mode is 160 kW/cm². Limiting capabilities have also been measured for a bidirectional device made of two unidirectional device connected head to tail (i.e. drain connected). This one exhibits a specific resistance of 700 mΩ⋅cm². Highest breakdown in "current limiting state" were measured to be around to 811 V (Fig. 11 ), corresponding to a high pulsed power density of 140 kW/cm². IV. CONCLUSION This work has demonstrated the feasibility of a SiC current limiter with high power density. The design was made using the ISE software with respect to the technological limitations. The first demonstrator measurements exhibit optimistic results. Bi-directional components were measured by associating two devices head to tail. SiC VJFET manufacturing process is compatible with SiC MESFET manufacturing process [10] . This allows to foreseen the integration of a self controlled current limiter by an appropriated association of FET transistors. This device could be used in application such as current limitation in case of a short circuit of an electrical system. It could permits an elevation of the current ratings of classical mechanical device. Switching measurements will be made to validate both current sensing and gate bias voltage generation using the electronic control card.
